I come from VHDL back ground. And in VHDL, there is IEEE packages for doing fixed and floating point operations. They are not synthesisable sometimes, but are pretty helpful when comes to testing.
My question is, whether Verilog has a library for doing fixed and floating point operations? It doesnt matter if its not synthesisable.